Differences
This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision | ||
stm32:peripherals:timer_compare [2022/12/28 07:58] – ruan | stm32:peripherals:timer_compare [2022/12/28 08:00] (current) – ruan | ||
---|---|---|---|
Line 5: | Line 5: | ||
===== Configuration Registers ===== | ===== Configuration Registers ===== | ||
- | ==== CCMR1/2 ==== | + | ==== TIMx_CCMR1/2 - Capture/ |
- | + | ||
- | Capture/ | + | |
\\ {{timer_reg_ccmr1.svg}} {{timer_reg_ccmr2.svg}} \\ \\ | \\ {{timer_reg_ccmr1.svg}} {{timer_reg_ccmr2.svg}} \\ \\ | ||
Line 47: | Line 45: | ||
|::: | |//*Note: CCxS bits are writable only when the channel is OFF (CCxE = ‘0’ in TIMx_CCER).// | |::: | |//*Note: CCxS bits are writable only when the channel is OFF (CCxE = ‘0’ in TIMx_CCER).// | ||
- | ==== DIER ==== | + | ==== TIMx_DIER - DMA / Interrupt enable register |
- | + | ||
- | DMA / Interrupt enable register | + | |
\\ {{timer_reg_dier.svg}} \\ \\ | \\ {{timer_reg_dier.svg}} \\ \\ | ||
Line 59: | Line 55: | ||
|::: |1|CCx interrupt enabled| | |::: |1|CCx interrupt enabled| | ||
- | ==== CCER ==== | + | ==== TIMx_CCER - Capture/ |
- | + | ||
- | Capture/ | + | |
\\ {{timer_reg_ccer.svg}} \\ \\ | \\ {{timer_reg_ccer.svg}} \\ \\ | ||
Line 76: | Line 70: | ||
|::: |1|Capture/ | |::: |1|Capture/ | ||
- | ==== CCRx ==== | + | ==== TIMx_CCRx - Capture/ |
- | + | ||
- | Capture/ | + | |
\\ {{timer_reg_ccrx.svg}} \\ \\ | \\ {{timer_reg_ccrx.svg}} \\ \\ | ||
Line 85: | Line 77: | ||
|CCRx|15: | |CCRx|15: | ||
- | ==== BDTR ==== | + | ==== TIMx_BDTR - Break and dead-time register |
- | + | ||
- | Break and dead-time register | + | |
\\ {{timer_reg_bdtr.svg}} \\ \\ | \\ {{timer_reg_bdtr.svg}} \\ \\ |