Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision		 Previous revision
stm32:peripherals:adc [2022/12/28 08:06] – ruanstm32:peripherals:adc [2022/12/28 08:11] (current) – ruan
Line 26: Line 26:
 |:::|10|ADCCLK => f<sub>PCLK2</sub> / 6| |:::|10|ADCCLK => f<sub>PCLK2</sub> / 6|
 |:::|11|ADCCLK => f<sub>PCLK2</sub> / 8| |:::|11|ADCCLK => f<sub>PCLK2</sub> / 8|
- 
-==== ADCx→CRx ==== 
  
 ==== ADCx_CR1 - Configuration register 1 ==== ==== ADCx_CR1 - Configuration register 1 ====
Line 67: Line 65:
 |:::|1|Start conversion of regular channels||| |:::|1|Start conversion of regular channels|||
  
-==== ADCx→SMPRx ==== +==== ADCx_SMPR1 - Sample time register 1 ====
- +
-=== ADCx→SMPR1 === +
- +
-Sample time register 1+
  
 \\ {{adc_reg_smpr1.svg}} \\ \\ \\ {{adc_reg_smpr1.svg}} \\ \\
  
-=== ADCx→SMPR2 === +==== ADCx_SMPR2 - Sample time register 2 ====
- +
-Sample time register 2+
  
 \\ {{adc_reg_smpr2.svg}} \\ \\ \\ {{adc_reg_smpr2.svg}} \\ \\
Line 89: Line 81:
 |:::|011|56 cycles sampling time|111|480 cycles sampling time| |:::|011|56 cycles sampling time|111|480 cycles sampling time|
  
-==== ADCx→SQRx ==== +==== ADCx_SQR1 - Sequence register 1 ====
- +
-=== ADCx→SQR1 === +
- +
-Sequence register 1+
  
 \\ {{adc_reg_sqr1.svg}} \\ \\ \\ {{adc_reg_sqr1.svg}} \\ \\
  
-=== ADCx→SQR2 === +==== ADCx_SQR2 - Sequence register 2 ====
- +
-Sequence register 2+
  
 \\ {{adc_reg_sqr2.svg}} \\ \\ \\ {{adc_reg_sqr2.svg}} \\ \\
  
-=== ADCx→SQR3 === +==== ADCx_SQR3 - Sequence register 3 ====
- +
-Sequence register 3+
  
 \\ {{adc_reg_sqr3.svg}} \\ \\ \\ {{adc_reg_sqr3.svg}} \\ \\
Line 120: Line 104:
 ===== Status Register ===== ===== Status Register =====
  
-==== ADCx→SR ==== +==== ADCx_SR - Status register ====
- +
-Status register+
  
 \\ {{adc_reg_sr.svg}} \\ \\ \\ {{adc_reg_sr.svg}} \\ \\
Line 130: Line 112:
 ===== Data Register ===== ===== Data Register =====
  
-==== ADCx→DR ==== +==== ADCx_DR - Data register ====
- +
-Data register+
  
 \\ {{adc_reg_dr.svg}} \\ \\ \\ {{adc_reg_dr.svg}} \\ \\
  
 * Register is read only \\ \\ * Register is read only \\ \\
- 
-===== Legend ===== 
- 
-\\ {{legende.svg}} \\ \\ 
- 
-> [[https://ennis.zhaw.ch/hal/structreg__adc__t.html | Register Types]] 
- 
-\\ 
  
 ===== Programming Example ===== ===== Programming Example =====
  • stm32/peripherals/adc.1672214781.txt.gz
  • Last modified: 2022/12/28 08:06
  • by ruan