Differences
This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision | ||
| stm32:peripherals:adc [2022/12/23 12:31] – [ADCx→SQRx] ruan | stm32:peripherals:adc [2022/12/28 08:11] (current) – ruan | ||
|---|---|---|---|
| Line 17: | Line 17: | ||
| ===== Configuration Registers ===== | ===== Configuration Registers ===== | ||
| - | ==== ADCCOM→CCR | + | ==== ADC_CCR - Common control register |
| - | + | ||
| - | Common control register | + | |
| \\ {{adc_reg_ccr.svg}} \\ \\ | \\ {{adc_reg_ccr.svg}} \\ \\ | ||
| Line 29: | Line 27: | ||
| |::: | |::: | ||
| - | ==== ADCx→CRx | + | ==== ADCx_CR1 - Configuration register 1 ==== |
| - | + | ||
| - | === ADCx→CR1 === | + | |
| - | + | ||
| - | Configuration register 1 | + | |
| \\ {{adc_reg_cr1.svg}} \\ \\ | \\ {{adc_reg_cr1.svg}} \\ \\ | ||
| Line 45: | Line 39: | ||
| |:::|11|6 bit, 9 ADCCLK cycles conversion time| | |:::|11|6 bit, 9 ADCCLK cycles conversion time| | ||
| - | === ADCx→CR2 | + | ==== ADCx_CR2 - Configuration register 2 ==== |
| - | + | ||
| - | Configuration register 2 | + | |
| \\ {{adc_reg_cr2.svg}} \\ \\ | \\ {{adc_reg_cr2.svg}} \\ \\ | ||
| Line 73: | Line 65: | ||
| |::: | |::: | ||
| - | ==== ADCx→SMPRx | + | ==== ADCx_SMPR1 - Sample time register 1 ==== |
| - | + | ||
| - | === ADCx→SMPR1 === | + | |
| - | + | ||
| - | Sample time register 1 | + | |
| \\ {{adc_reg_smpr1.svg}} \\ \\ | \\ {{adc_reg_smpr1.svg}} \\ \\ | ||
| - | === ADCx→SMPR2 | + | ==== ADCx_SMPR2 - Sample time register 2 ==== |
| - | + | ||
| - | Sample time register 2 | + | |
| \\ {{adc_reg_smpr2.svg}} \\ \\ | \\ {{adc_reg_smpr2.svg}} \\ \\ | ||
| Line 95: | Line 81: | ||
| |:::|011|56 cycles sampling time|111|480 cycles sampling time| | |:::|011|56 cycles sampling time|111|480 cycles sampling time| | ||
| - | ==== ADCx→SQRx | + | ==== ADCx_SQR1 - Sequence register 1 ==== |
| - | + | ||
| - | === ADCx→SQR1 === | + | |
| - | + | ||
| - | Sequence register 1 | + | |
| \\ {{adc_reg_sqr1.svg}} \\ \\ | \\ {{adc_reg_sqr1.svg}} \\ \\ | ||
| - | === ADCx→SQR2 | + | ==== ADCx_SQR2 - Sequence register 2 ==== |
| - | + | ||
| - | Sequence register 2 | + | |
| \\ {{adc_reg_sqr2.svg}} \\ \\ | \\ {{adc_reg_sqr2.svg}} \\ \\ | ||
| - | === ADCx→SQR3 | + | ==== ADCx_SQR3 - Sequence register 3 ==== |
| - | + | ||
| - | Sequence register 3 | + | |
| \\ {{adc_reg_sqr3.svg}} \\ \\ | \\ {{adc_reg_sqr3.svg}} \\ \\ | ||
| Line 126: | Line 104: | ||
| ===== Status Register ===== | ===== Status Register ===== | ||
| - | ==== ADCx→SR | + | ==== ADCx_SR - Status register |
| - | + | ||
| - | Status register | + | |
| \\ {{adc_reg_sr.svg}} \\ \\ | \\ {{adc_reg_sr.svg}} \\ \\ | ||
| Line 136: | Line 112: | ||
| ===== Data Register ===== | ===== Data Register ===== | ||
| - | ==== ADCx→DR | + | ==== ADCx_DR - Data register |
| - | + | ||
| - | Data register | + | |
| \\ {{adc_reg_dr.svg}} \\ \\ | \\ {{adc_reg_dr.svg}} \\ \\ | ||
| * Register is read only \\ \\ | * Register is read only \\ \\ | ||
| - | |||
| - | ===== Legend ===== | ||
| - | |||
| - | \\ {{legende.svg}} \\ \\ | ||
| - | |||
| - | > [[https:// | ||
| - | |||
| - | \\ | ||
| ===== Programming Example ===== | ===== Programming Example ===== | ||
| Line 177: | Line 143: | ||
| data = ADC3-> | data = ADC3-> | ||
| </ | </ | ||
| - | \\===== Programming Example ===== | + | \\ |
| - | <code c> | ||
| - | #include " | ||
| - | |||
| - | RCC-> | ||
| - | RCC-> | ||
| - | |||
| - | /* Configure GPIO pin F.6 in analog input mode. */ | ||
| - | GPIOA-> | ||
| - | |||
| - | /* No ADC common configuration, | ||
| - | |||
| - | /* Configure ADC3 channel 4. */ | ||
| - | ADC3-> | ||
| - | ADC3-> | ||
| - | ADC3-> | ||
| - | ADC3-> | ||
| - | |||
| - | /* Start conversion */ | ||
| - | uint32_t data; | ||
| - | ADC3-> | ||
| - | while (!(ADC3-> | ||
| - | data = ADC3-> | ||
| - | </ | ||
| - | \\ | ||