Differences
This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Next revisionBoth sides next revision | ||
stm32:peripherals:rtc_wakeup [2017/08/24 13:05] – [Wake Up Timer] ruan | stm32:peripherals:rtc_wakeup [2018/10/10 06:18] – [RTC_ISR] Added WUTF description kjaz | ||
---|---|---|---|
Line 15: | Line 15: | ||
==== RTC register write protection ==== | ==== RTC register write protection ==== | ||
- | After a reset the backup domain is write protected. \\ | + | After a reset the backup domain is write protected. The backup domain encompasses: |
Unlock access to backup domain: | Unlock access to backup domain: | ||
* Set the '' | * Set the '' | ||
Line 37: | Line 37: | ||
* Disable wakeup timer in '' | * Disable wakeup timer in '' | ||
* Wait until configuration of RTC is allowed. \\ Check corresponding bit in '' | * Wait until configuration of RTC is allowed. \\ Check corresponding bit in '' | ||
- | * Program reload value in '' | ||
* Program prescaler value in '' | * Program prescaler value in '' | ||
+ | * Program reload value in '' | ||
* Enable wakeup interrupt in '' | * Enable wakeup interrupt in '' | ||
Line 90: | Line 90: | ||
|WUTWF*|0|Wake up timer configuration not allowed| | |WUTWF*|0|Wake up timer configuration not allowed| | ||
|:::|1|Wake up timer configuration allowed| | |:::|1|Wake up timer configuration allowed| | ||
+ | |WUTF||Wake up timer flag is set by hardware when wakeup counter reaches 0 and cleared by software by writing 0.|| | ||
* This bit is set, after the WUTE bit (control register) has been set to 0, and reset by hardware. | * This bit is set, after the WUTE bit (control register) has been set to 0, and reset by hardware. |